flip-flops - определение. Что такое flip-flops
Diclib.com
Словарь ChatGPT
Введите слово или словосочетание на любом языке 👆
Язык:

Перевод и анализ слов искусственным интеллектом ChatGPT

На этой странице Вы можете получить подробный анализ слова или словосочетания, произведенный с помощью лучшей на сегодняшний день технологии искусственного интеллекта:

  • как употребляется слово
  • частота употребления
  • используется оно чаще в устной или письменной речи
  • варианты перевода слова
  • примеры употребления (несколько фраз с переводом)
  • этимология

Что (кто) такое flip-flops - определение

TYPE OF SANDAL
Jandals; Thong sandals; Flip flop (footwear); Jandal; Chappal; Flip-flop (footwear); Flip flops; Flip-Flops; Thong sandal; Zorries; Hawaii Chappal; Flipflops; Go-aheads; Hawaii slipper; Flip Flop; Jandel; Step-ins (footwear); Thong (shoe); 🩴; Slip-slops
  • Parts of a flip-flop sandal
  • Pair of leather thong ancient sandals from the [[New Kingdom of Egypt]] (ca. 1550–1307 BC)
  • [[Havaianas]] thong (flip-flop) vending machine in Sydney, Australia
  • interned Japanese]] in the United States (1946), direct antecedents of modern-day flip-flops.
  • Japanese ''tabi'' socks, traditionally white or black, to be worn with ''zōri'' sandals
  • A pair of flip-flops

chappal         
['t?ap(?)l]
¦ noun Indian a slipper.
Origin
from Hindi cappal.
JK flip-flop         
  • serial-in, parallel-out (SIPO) shift register]]
  • D flip-flop symbol
  • An implementation of a master–slave D flip-flop that is triggered on the rising edge of the clock
  • Circuit symbol of a dual-edge-triggered D flip-flop
  • An implementation of a dual-edge-triggered D flip-flop
  • A dual-edge triggered D flip-flop implemented using XOR gates, and no multiplexer.
  • Schematics from the Eccles and Jordan trigger relay patent filed 1918, one drawn as a cascade of amplifiers with a positive feedback path, and the other as a symmetric cross-coupled pair
  • Flip-flop setup, hold and clock-to-output timing parameters
  • Symbol for a gated SR latch
  • SR}} NAND latch
  • A circuit symbol for a positive-edge-triggered JK flip-flop
  • JK flip-flop timing diagram
  • NAND Gated SR Latch (Clocked SR flip-flop). Note the inverted inputs.
  • A master–slave D flip-flop. It responds on the falling edge of the ''enable'' input (usually a clock)
  • An animation of a SR latch, constructed from a pair of cross-coupled [[NOR gate]]s. Red and black mean logical '1' and '0', respectively.
  • An SR AND-OR latch. Light green means logical '1' and dark green means logical '0'. The latch is currently in hold mode (no change).
  •  4=S = 1, R = 1: Not allowed
}}
Transitioning from the restricted combination (D) to (A) leads to an unstable state.
  • NOR]] gates (on right).
  • SR}} latch constructed from cross-coupled [[NAND gates]].
  • How an SR NOR latch works.
  • A circuit symbol for a T-type flip-flop
  • A transparent latch circuit based on [[bipolar junction transistor]]s
  • Symbol for a gated D latch
  • A CMOS IC implementation of a dynamic edge-triggered flip-flop with reset
CIRCUIT THAT HAS TWO STABLE STATES AND CAN BE USED TO STORE STATE INFORMATION
Transparent latch; Setup time; JK flip-flop; JK flip flop; Flip flop (electronics); Jk flipflop; T flipflop; Sr flipflop; D flipflop; Flipflop (switch); Sr latch; Latch (electronics); Bistable circuit; Gated latch; Gated D latch; Latch (electronic); SR latch; Flip flop circuit; SR flip-flop; J-k ff; SR Flip Flop; SR Latch; T flip flop; T flip flops; T flip-flops; T flip-flop; JK flip-flops; JK flip flops; D flip-flop; D flip flop; D flip-flops; D flip flops; Sr flip-flop; SR flip-flops; SR flip flops; Set-Reset flip flop; Set-Reset flip flops; Set-Reset flip-flops; Set-Reset flip-flop; Set-Reset latch; Set-Reset latches; SR latches; RS latch; JKFF; SR flip-flop circuit; Flip-flop-flap; Setup Time; D latch; D Latch; Jk ff; Bistable flip-flop; Polarity hold latch; Flip-flop element; R-S latch; SR Latches; Earle latch; Edge-triggered flip-flop; D flip-flip; JK bistable; Digital reset (electronics); Digitally set (electronics); Digital set (electronics); Digitally reset (electronics); Digital set (logic state); Digital reset (logic state); D-type flip-flop
<hardware> An edge triggered SR flip-flop with extra logic such that only one of the R and S inputs is enabled at any time. This prevents a race condition which can occur when both inputs of an RS flip-flop are active at the same time. In a JK flip-flop the R and S inputs are renamed J and K. The set input (J) is only enabled when the flip-flop is reset and K when it is set. If both J and K inputs are held active then the outputs will change ("togle") on each falling edge of the clock. JK flip-flops can be used to build a binary counter with a reset input. http://play-hookey.com/digital/logic7.html. [Was it named after Jack Kilby?] (2004-07-17)
SR flip-flop         
  • serial-in, parallel-out (SIPO) shift register]]
  • D flip-flop symbol
  • An implementation of a master–slave D flip-flop that is triggered on the rising edge of the clock
  • Circuit symbol of a dual-edge-triggered D flip-flop
  • An implementation of a dual-edge-triggered D flip-flop
  • A dual-edge triggered D flip-flop implemented using XOR gates, and no multiplexer.
  • Schematics from the Eccles and Jordan trigger relay patent filed 1918, one drawn as a cascade of amplifiers with a positive feedback path, and the other as a symmetric cross-coupled pair
  • Flip-flop setup, hold and clock-to-output timing parameters
  • Symbol for a gated SR latch
  • SR}} NAND latch
  • A circuit symbol for a positive-edge-triggered JK flip-flop
  • JK flip-flop timing diagram
  • NAND Gated SR Latch (Clocked SR flip-flop). Note the inverted inputs.
  • A master–slave D flip-flop. It responds on the falling edge of the ''enable'' input (usually a clock)
  • An animation of a SR latch, constructed from a pair of cross-coupled [[NOR gate]]s. Red and black mean logical '1' and '0', respectively.
  • An SR AND-OR latch. Light green means logical '1' and dark green means logical '0'. The latch is currently in hold mode (no change).
  •  4=S = 1, R = 1: Not allowed
}}
Transitioning from the restricted combination (D) to (A) leads to an unstable state.
  • NOR]] gates (on right).
  • SR}} latch constructed from cross-coupled [[NAND gates]].
  • How an SR NOR latch works.
  • A circuit symbol for a T-type flip-flop
  • A transparent latch circuit based on [[bipolar junction transistor]]s
  • Symbol for a gated D latch
  • A CMOS IC implementation of a dynamic edge-triggered flip-flop with reset
CIRCUIT THAT HAS TWO STABLE STATES AND CAN BE USED TO STORE STATE INFORMATION
Transparent latch; Setup time; JK flip-flop; JK flip flop; Flip flop (electronics); Jk flipflop; T flipflop; Sr flipflop; D flipflop; Flipflop (switch); Sr latch; Latch (electronics); Bistable circuit; Gated latch; Gated D latch; Latch (electronic); SR latch; Flip flop circuit; SR flip-flop; J-k ff; SR Flip Flop; SR Latch; T flip flop; T flip flops; T flip-flops; T flip-flop; JK flip-flops; JK flip flops; D flip-flop; D flip flop; D flip-flops; D flip flops; Sr flip-flop; SR flip-flops; SR flip flops; Set-Reset flip flop; Set-Reset flip flops; Set-Reset flip-flops; Set-Reset flip-flop; Set-Reset latch; Set-Reset latches; SR latches; RS latch; JKFF; SR flip-flop circuit; Flip-flop-flap; Setup Time; D latch; D Latch; Jk ff; Bistable flip-flop; Polarity hold latch; Flip-flop element; R-S latch; SR Latches; Earle latch; Edge-triggered flip-flop; D flip-flip; JK bistable; Digital reset (electronics); Digitally set (electronics); Digital set (electronics); Digitally reset (electronics); Digital set (logic state); Digital reset (logic state); D-type flip-flop
<hardware> (Or "RS flip-flop") A "set/reset" flip-flop in which activating the "S" input will switch it to one stable state and activating the "R" input will switch it to the other state. The outputs of a basic SR flip-flop change whenever its R or S inputs change appropriately. A clocked SR flip-flop has an extra clock input which enables or disables the other two inputs. When they are disabled the outputs remain constant. If we connect two clocked SR flip-flops so that the Q and /Q outputs of the first, "master" flip-flop drive the S and R inputs of the second, "slave" flip-flop, and we drive the slave's clock input with an inverted version of the master's clock, then we have an edge-triggered RS flip-flop. The external R and S inputs of this device are latched on one edge (transition) of the clock (e.g. the falling edge) and the outputs will only change on the next opposite (rising) edge. If both R and S inputs are active (when enabled), a {race condition} occurs and the outputs will be in an indeterminate state. A JK flip-flop avoids this possibility. http://play-hookey.com/digital/logic4.html. (1997-05-15)

Википедия

Flip-flops

Flip-flops are a type of light sandal, typically worn as a form of casual footwear. They consist of a flat sole held loosely on the foot by a Y-shaped strap known as a toe thong that passes between the first and second toes and around both sides of the foot. This style of footwear has been worn by the people of many cultures throughout the world, originating as early as the ancient Egyptians in 1,500 B.C. In the United States the modern flip-flop may have had its design taken from the traditional Japanese zōri, after World War II as soldiers brought them back from Japan.

Flip-flops became a prominent unisex summer footwear starting in the 1960s.

Примеры употребления для flip-flops
1. Instead of boots, most wear sandals or flip–flops.
2. She said: ‘Occasionally, I wear flip flops to work.
3. Wearing flip–flops being an invitation to be sacked?
4. Yachimovitz asked whether flip–flops would be acceptable.
5. Kathleen Jennings wearing flip–flops Menacing squeegee merchants besieged our car at traffic lights.